Andrea Pesciotti
Things I Build
← All projects

university · 2023

IEEE 754 floating-point adder

A pipelined floating-point adder in VHDL that handles denormals, NaN and infinities.

Stack
VHDL, Vivado